

*sub  
DS  
Amend*  
comprising the steps of:

forming a crystalline semiconductor film over a substrate;

patterning the crystallized semiconductor film to form first and second semiconductor islands;

forming an insulating film comprising silicon oxide on each of said first and second semiconductor islands by a vapor phase deposition using TEOS;

irradiating an intense light to said insulating film in an atmosphere comprising an oxygen gas; and

forming a gate electrode on said insulating film;

introducing phosphorus into said first and second semiconductor islands; and

introducing boron into said second semiconductor island,

wherein a dose amount of said boron is larger than that of said phosphorus.

#### REMARKS

The Office Action of **September 17, 2001**, has been received and its contents carefully noted. Applicant respectfully submits that this response is timely filed and fully responsive to the Office Action. Claims 1-14 and 29-37 were pending in the present application prior to the aforementioned amendment. By the above amendment, claims 1, 6, 11, 30, and 34 are amended to more clearly define subject matter which Applicant was already entitled. Because the amended claim language is supported at least on pages 13-17 of the specification and Figures 1A-1E of the drawings, Applicant submits that no issue of new matter is raised by this amendment. Accordingly, claims 1-14 and 29-37 are still pending in the present application and, at least for the reasons set forth below, are believed to be in condition for allowance.

Initially, the Examiner finds that the information submitted in the Information Disclosure Statements filed November 10, 1999 and February 16, 2000 allegedly fail to

comply with 37 C.F.R. §1.98(a)(2), and thus, are not being considered. Applicant traverses this finding in that the information submitted in the IDS of February 16, 2000 was previously acknowledged as considered by the Examiner on March 14, 2001. Appendix A contains a copy of the initialed copy of the Form PTO 1449 of February 16, 2000. Accordingly, the issue regarding the alleged non-compliance with the Rules concerning the IDS of February 16, 2000 should be moot.

With regard to the Information Disclosure Statement filed November 10, 1999, Applicant respectfully contends that this IDS is appropriate under the Rules and, thus, should be considered inasmuch as it falls within the exception to the IDS requirement for copies of the submitted information. M.P.E.P. §609 (August 2001). Specifically, 37 C.F.R. §1.98(d) provides that:

A copy of any patent, publication, pending U.S. application, or other information listed in an information disclosure statement is not required to be provided if: (1) the information was previously cited by or submitted to, the Office in a prior application, provided that the prior application is properly identified in the IDS and is relied on for an earlier filing date under 35 U.S.C. 120; and (2) the IDS submitted in the earlier application complies with 37 C.F.R. 1.98(a)-(c). If both of these conditions are met, the examiner will consider the information previously cited or submitted to the Office and considered by the Office in a prior application relied on under 35 U.S.C. 120.

Applicant submits that the subject application complies with the first nexus of 37 C.F.R. §1.98(d) since the November 10, 1999 IDS included a statement that the information listed in the Form PTO 1449 was cited in applications relied upon for domestic priority under 35 U.S.C. 120, namely, parent Application Serial No. 08/721,526 (now U.S. Patent No. 6,169,980), and its predecessor, Application Serial No. 08/111,522 (now abandoned). Further, as can be readily seen in Appendix B, each of the cited references in the IDS of November 10, 1999 were either submitted by Applicant or cited by the Office during prosecution of the '980 patent and '522 application.

Applicant further submits that the subject application complies with the second nexus of 37 C.F.R. §1.98(d) since the information contained in the IDS of November 10, 1999 was previously considered by the Office. Appendix B contains initialed copies of Forms PTO 1449 and copies of PTO 892s that were considered by the Office during prosecution of the '980 patent and the '522 application. Accordingly, the fact that each item of information cited in the Form PTO 1449 were initialed by the Office indicates that the IDS's were in conformance with the requirements of 37 C.F.R. §1.98. Consequently, the Examiner is obligated under 37 C.F.R. §1.98(d) to consider the information contained in the IDS of November 10, 1999.

It is not understood why the Examiner would indicate that Applicant's failed to comply with the Rules, when in fact, as the aforementioned argument sets forth, the black letter of the Rules were followed. Applicant understands that the integrity of the PTO filewrappers are sometimes compromised, and for the sake of prosecutorial expediency, Applicant is more than willing to assist the Patent Office in such an occurrence and will submit these copies for the Examiner's convenience, shortly. Applicant should not, however, be cited by the Examiner as being non-compliant with the Rules.

The Office Action maintains the rejections of claims 1-4, 6-9 and 30-33 under 35 U.S.C. §103(a) as unpatentable over *Applicant's Admitted Prior Art* (hereinafter "*APA*") in view of either *Ang et al.* ("Electrical characterization of low-pressure chemical-vapor-deposited silicon dioxide metal-oxide-silicon structures" Journal of Applied Physics 73(5) pp. 2397-2401, 1 March 1993), claims 1-4, 6-9, 11-13, 29, 30-33 and 34-37 under 35 U.S.C. §103(a) as unpatentable over *APA* in view of *Roy* (U.S. Patent No. 5,153,701) and *Wolf* (Silicon Processing for the VLSI Era, Vol. 1, Lattice Press: Sunset Beach, CA, 1986, pp. 57-58) or *JP 58-098933*, and claims 5, 10 and 14 under 35 U.S.C. §103(a) as unpatentable over *APA* in view of *Ang et al.* or *Roy* and *Wolf*, or *Roy* and *JP 58-098933*, and further in view of *JP 60-187030*.

The claimed invention is directed to a method of manufacturing a semiconductor device, including, *inter alia*, steps of forming a semiconductor film comprising amorphous silicon over a substrate, crystallizing the semiconductor film by irradiating a laser light, patterning the crystallized semiconductor film to form first and second semiconductor islands, forming an insulating film on each of the first and second semiconductor islands by a vapor phase deposition, irradiating an intense light to the insulating film in an atmosphere comprising an oxygen gas, forming a gate electrode on the insulating film, introducing phosphorus into the first and second semiconductor islands, and introducing boron into the second semiconductor island such that a dose amount of the boron is larger than that of the phosphorus.


As the Examiner well knows, three criteria must be met in order to establish a *prima facie* case of obviousness. *M.P.E.P.* §2143 (August 2001). Initially, there must be some teaching, suggestion, or motivation to combine or modify the teachings of the prior art to produce the claimed invention, found either in the references themselves or in the knowledge generally available to a skilled artisan. *In re Fine*, 837 F.2d 1071, 5 USPQ.2d 1596 (Fed. Cir. 1988). Secondly, there must be a reasonable expectation of success. *In re Rhinehart*, 531 F.2d 1048, 189 USPQ 143 (CCPA 1976). And lastly, the prior art must teach or suggest all the claim limitations. *In re Royka*, 490 F.2d 981, 180 USPQ 580 (CCPA 1974).

Applicant respectfully contends that the claims as presently pending define subject matter which is clearly patentably distinct over the prior art of record. More particularly, Applicant respectfully contends that the *APA*, either alone or in combination with at least one of *Ang et al.*, *JP 60-187030*, *Roy*, *Wolf*, *JP-58-098933* and *JP 60-187030*, fails to expressly teach or inherently suggest all of the limitations presently set forth in the claimed invention necessary to support a *prima facie* case of obviousness under §103.

Referring now to the rejection, while the Office Action finds that the proposed *APA* modifications teaches a method of manufacturing a semiconductor device using various method steps, it is contended that the respective disclosures set forth in the proposed *APA* modifications fail to expressly teach or inherently disclose a method of manufacturing a semiconductor device by performing steps that result in the formation of an N-channel thin film transistor and a P-channel thin film transistor, as presently set forth at least in independent claims 1, 6, 11, 30 and 34. In particular, the combined teachings of the proposed *APA* modifications fail to provide a method of manufacturing a semiconductor device by introducing phosphorus into first and second semiconductor islands, and introducing boron into the second semiconductor island such that a dose amount of the boron is larger than that of the phosphorus.

Accordingly, since neither of the proposed *APA* modifications expressly teaches or implicitly suggests the disclosed features of the present invention, and also fail to recognize the unobvious advantages first proposed by Applicant, Applicant respectfully requests favorable reconsideration and withdrawal of the §103 rejections. Should the Examiner deem that a conference would expedite prosecution of the instant application, the Examiner is hereby invited to telephone the undersigned to arrange such a conference.

Respectfully submitted,



Jeffrey L. Costellia

Registration No. 35,483

NIXON PEABODY LLP

8180 Greensboro Drive, Suite 800

McLean, Virginia 22102

(703) 790-9110

(703) 883-0370 FAX



**Marked-up copy of amended claims.**

1. (Thrice Amended) A method for manufacturing a semiconductor device comprising the steps of:

forming a semiconductor film comprising amorphous silicon over a substrate;

crystallizing said semiconductor film by irradiating a laser light;

patterning the crystallized semiconductor film to form first and second semiconductor islands;

forming an insulating film on [the crystallized semiconductor film] each of said first and second semiconductor islands by a vapor phase deposition; [and]

irradiating an intense light to said insulating film in an atmosphere comprising an oxygen gas [under a pressure of 10 Torr or less.];

forming a gate electrode on said insulating film;

introducing phosphorus into said first and second semiconductor islands; and

introducing boron into said second semiconductor island,

wherein a dose amount of said boron is larger than that of said phosphorus.

6. (Thrice Amended) A method for manufacturing a semiconductor device comprising the steps of:

forming a semiconductor film comprising amorphous silicon over a substrate;

crystallizing said semiconductor film by irradiating a laser light;

patterning the crystallized semiconductor film to form first and second semiconductor islands;

forming an insulating film comprising silicon oxide on [the crystallized semiconductor film] each of said first and second semiconductor islands by a vapor phase deposition; [and]

RECEIVED  
JAN 25 2002  
TECHNOLOGY CENTER 2800

irradiating an intense light to said insulating film in an atmosphere comprising an oxygen gas [under a pressure of 10 Torr or less.];

forming a gate electrode on said insulating film;

introducing phosphorus into said first and second semiconductor islands; and

introducing boron into said second semiconductor island,

wherein a dose amount of said boron is larger than that of said phosphorus.

11. (Thrice Amended) A method for manufacturing a semiconductor device comprising the steps of:

forming a semiconductor film comprising amorphous silicon over a substrate;

crystallizing said semiconductor film by irradiating a laser light;

patterning the crystallized semiconductor film to form first and second semiconductor islands;

forming an insulating film comprising silicon oxide on [the crystallized semiconductor film] each of said first and second semiconductor islands by a vapor phase deposition using TEOS; [and]

irradiating an intense light to said insulating film in an atmosphere comprising an oxygen gas [under a pressure of 10 Torr or less.];

forming a gate electrode on said insulating film;

introducing phosphorus into said first and second semiconductor islands; and

introducing boron into said second semiconductor island,

wherein a dose amount of said boron is larger than that of said phosphorus.

30. (Thrice Amended) A method for manufacturing a semiconductor device comprising the steps of:

forming a crystalline semiconductor film over a substrate;

patterning the crystallized semiconductor film to form first and second semiconductor islands;

forming an insulating film comprising silicon oxide on [said crystalline semiconductor film] each of said first and second semiconductor islands by a vapor phase deposition; [and]

irradiating an intense light to said insulating film in an atmosphere comprising an oxygen gas [under a pressure of 10 Torr or less.];

forming a gate electrode on said insulating film;

introducing phosphorus into said first and second semiconductor islands; and

introducing boron into said second semiconductor island,

wherein a dose amount of said boron is larger than that of said phosphorus.

34. (Thrice Amended) A method for manufacturing a semiconductor device comprising the steps of:

forming a crystalline semiconductor film over a substrate;

patterning the crystallized semiconductor film to form first and second semiconductor islands;

forming an insulating film comprising silicon oxide on [said crystalline semiconductor film] each of said first and second semiconductor islands by a vapor phase deposition using TEOS; [and]

irradiating an intense light to said insulating film in an atmosphere comprising an oxygen gas [under a pressure of 10 Torr or less.]; and

forming a gate electrode on said insulating film;

introducing phosphorus into said first and second semiconductor islands; and

introducing boron into said second semiconductor island,

wherein a dose amount of said boron is larger than that of said phosphorus.





Sheet 1 of 1

**Serial N . 09/437,135**

**Group:**

(Use several sheets if necessary)

[illegible]

	Document Number	Date	Country	Class	Subclass	Translation	
						Yes	No
EK	63-211759	09/02/88	Japan				
EK	49-78483	07/29/74	Japan				


3/14/07

\*EXAMINER: Initial if citati n considered, whether or n t citati n is in conf rmanc with MPEP 609; Draw line thr ough citati n if not in conformance and n t c nsider d. Include c py of this f rm with next c mmunication to applicant.



AUG 10 2000

Sheet 1 of 1

Form PTO-1449  
(Rev. 8-83)U.S. Department of Commerce  
Patent and Trademark Office

Attorney Docket No. 0756-1576

Serial No. 08/721,526

Applicant: Shunpei YAMAZAKI et al.

Filing Date: Sept 26, 1996

Group: 2813

**INFORMATION DISCLOSURE STATEMENT**

(Use several sheets if necessary)

**U.S. PATENT DOCUMENTS**

Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date (if appropriate)
EX	5,313,075	05/17/94	Zhang et al	—	—	
EX	5,523,240	06/04/96	Zhang et al	—	—	

**FOREIGN PATENT DOCUMENTS**

	Document Number	Date	Country	Class	Subclass	Translation Yes N
EX	1-238024	09/22/89	Japan	—	—	Abstract
	2-224253	09/06/90	Japan	—	—	Abstract
	3-34434	02/14/91	Japan	—	—	Abstract
	3-132041	06/05/91	Japan	—	—	Abstract
	4-110470	04/10/92	Japan	—	—	Abstract
	4-165679	06/11/92	Japan	—	—	Abstract
	58-98933	06/13/83	Japan	—	—	Abstract
	60-241269	11/30/85	Japan	—	—	Abstract
	62-119974	06/01/87	Japan	—	—	Abstract
EX	63-105970	05/11/88	Japan	—	—	Abstract
EX	EP 0 459 763	05/02/97	Europe	—	—	

**OTHER DOCUMENTS** (Including Author, Title, Date, Pertinent Pages, Etc.)


Examiner

*Eis/Katzi*

Date Considered

8/28/00

\*EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Submitted with IDS of August 8, 2000

**Notice of References Cited**Application No.  
**08/721,526**Applicant(s)  
**Yamazaki**Examiner  
**Matthew Whipple**Group Art Unit  
**2813**

Page 1 of 1

**U.S. PATENT DOCUMENTS**

	DOCUMENT NO.	DATE	NAME	CLASS	SUBCLASS
A	5,970,384	10/99	Yamazaki	438	795
B					
C					
D					
E					
F					
G					
H					
I					
J					
K					
L					
M					

**FOREIGN PATENT DOCUMENTS**

	DOCUMENT NO.	DATE	COUNTRY	NAME	CLASS	SUBCLASS
N						
O						
P						
Q						
R						
S						
T						

**NON-PATENT DOCUMENTS**

	DOCUMENT (Including Author, Title, Source, and Pertinent Pages)	DATE
U		
V		
W		
X		

**Notice of References Cited**Application No.  
**08/721,526**Applicant(s)  
**Yamazaki et al.**Examiner  
**Matthew Whipple**Group Art Unit  
**2813**

Page 1 of 1

**U.S. PATENT DOCUMENTS**

		DOCUMENT NO.	DATE	NAME	CLASS	SUBCLASS
X	A	5,773,325	6/98	Teramoto	438	151
X	B	5,237,188	8/93	Iwai	257	325
	C					
	D					
	E					
	F					
	G					
	H					
	I					
	J					
	K					
	L					
	M					

**FOREIGN PATENT DOCUMENTS**

		DOCUMENT NO.	DATE	COUNTRY	NAME	CLASS	SUBCLASS
	N						
	O						
	P						
	Q						
	R						
	S						
	T						

**NON-PATENT DOCUMENTS**

		DOCUMENT (Including Author, Title, Source, and Pertinent Pages)	DATE
	U		
	V		
	W		
	X		

PTO-1449  
(Rev. 8-83)U.S. Department of Commerce  
Patent and Trademark OfficeAtty.Docket No.  
0756-1576Serial No.  
08/721,526

## INFORMATION DISCLOSURE STATEMENT

(Use several sheets if necessary)

Applicant  
Shunpei YAMAZAKI et al.Filing Date  
September 26, 1996Group  
1104

## U.S. PATENT DOCUMENTS

Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date (if appropriate)
<i>mi</i>	5,705,829	01/06/98	Miyanaga et al.			
<i>mi</i>	5,712,191	01/27/98	Nakajima et al.			
<i>mi</i>	5,756,364	05/26/98	Tanaka et al.			
<i>mi</i>	5,773,327	06/30/98	Yamazaki et al.			

## FOREIGN PATENT DOCUMENTS

Document Number	Date	Country	Class	Subclass	Translation Yes No

## OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)


Examiner

Date Considered

\*EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

1449  
(83)U.S. Department of Commerce  
Patent and Trademark OfficeAtty. Docket No.  
0756-1576Serial No.  
08/721,526

## INFORMATION DISCLOSURE STATEMENT

(Use several sheets if necessary)

Applicant  
Shunpei YAMAZAKI et al.Filing Date  
September 26, 1996Group  
1104

## U.S. PATENT DOCUMENTS

Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date (if appropriate)
ML	5,624,851	04/29/97	Takayama et al.			
ML	5,637,515	06/10/97	Takemura			
ML	5,643,826	07/01/97	Ohtani et al.			
ML	5,646,424	07/08/97	Zhang et al.			
ML	5,654,203	08/05/97	Ohtani et al.			
ML	5,656,825	08/12/97	Kusumoto et al.			
ML	5,663,077	09/02/97	Adachi et al.			
ML	5,677,549	10/14/97	Takayama et al.			
ML	5,696,386	12/09/97	Yamazaki			
ML	5,696,388	12/09/97	Funada et al.			

## FOREIGN PATENT DOCUMENTS

Document Number	Date	Country	Class	Subclass	Translation Yes No

## OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

ML	R. Nemanich et al., "Structure and growth of the interface of Pd on a-Si-H", Physical Review B, Volume 23, Number 12, 15 June 1981.
ML	R. Nemanich et al., "Initial Phase Formation at the Interface of Ni, Pd, or Pt and Si" (6 pages).
ML	M. Thompson et al. "Silicide formation in Pd-a-SiH Schottky barriers", Appl. Phys. Lett., Vol. 39, No. 3, 1 August 1981, (5 pages).

Examiner

Date Considered

9/17/98

\*EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.



70-1449  
8-83)U.S. Department of Commerce  
Patent and Trademark OfficeAtty. Docket No.  
0756-1576Serial No.  
08/721,526

## INFORMATION DISCLOSURE STATEMENT

(Use several sheets if necessary)

Applicant  
Shunpei YAMAZAKI et al.Filing Date  
September 26, 1996Group  
1104

## U.S. PATENT DOCUMENTS

Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date (if appropriate)
mm	5,595,923	01/21/97	Zhang et al.			
mm	5,595,944	01/21/97	Zhang et al.			
mm	5,604,360	02/18/97	Zhang et al.			
mm	5,605,846	02/25/97	Ohtani et al.			
mm	5,606,179	02/25/97	Yamazaki et al.			
mm	5,612,250	03/18/97	Ohtani et al.			
mm	5,614,426	03/25/97	Funada et al.			
mm	5,614,733	03/25/97	Zhang et al.			
mm	5,616,506	04/01/97	Takemura			
mm	5,620,910	04/15/97	Teramoto			
mm	5,621,224	04/15/97	Yamazaki et al.			

## FOREIGN PATENT DOCUMENTS

Document Number	Date	Country	Class	Subclass	Translation Yes No

## OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

Y. Kawazu et al., "Low-Temperature Crystallization of Hydrogenated Amorphous Silicon Induced by Nickel Silicide Formation", Japanese Journal of Applied Physics, Vol. 29, No. 12, December, 1990, pp. 2698-2704.

S-W. Lee et al., "Low Temperature Poly-Si TFT Fabrication by Nickel-Induced Lateral Crystallization of Amorphous Silicon Films", AM-LCD 95, Digest of Technical Papers, 1995, 113-116.

S-W. Lee et al., "Pd induced lateral crystallization of amorphous Si thin films", Appl. Phys. Lett., Vol. 66, No. 13, 27 March, 1995, 1671-1673.

G. Liu et al., "Selective area crystallization of amorphous silicon films by low-temperature rapid thermal annealing", Appl. Phys. Lett., Vol. 55, No. 7, 14 August 1989, 660-662.

G. Liu et al., "Polycrystalline silicon thin film transistors on Corning 7059 glass substrates using short time, low-temperature processing", American Institute of Physics, 2554-2556.

Examiner

Date Considered

7/17/98

\*EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Form PTO-1449  
(Rev. 8-83)

U.S. Department of Commerce  
Patent and Trademark Office

Atty. Docket No.  
0756-1576

Serial No.  
08/721,526

# INFORMATION DISCLOSURE STATEMENT

(Use several sheets if necessary)

Applicant  
Shunpei YAMAZAKI et al.

Filing Date  
September 26, 1996

Group  
1104

## U.S. PATENT DOCUMENTS

Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date (if appropriate)
mm	5,501,989	03/26/96	Takayama et al.			
mm	5,508,533	04/16/96	Takemura			
mm	5,529,937	06/25/96	Zhang et al.			
mm	5,534,716	07/09/96	Takemura			
mm	5,543,352	08/06/96	Ohtani et al.			
mm	5,563,426	10/08/96	Zhang et al.			
mm	5,569,610	10/29/96	Zhang et al.			
mm	5,569,936	10/29/96	Zhang et al.			
mm	5,580,792	12/03/96	Zhang et al.			
mm	5,585,291	12/17/96	Ohtani et al.			
mm	5,589,694	12/31/96	Takayama et al.			

## FOREIGN PATENT DOCUMENTS

Document Number	Date	Country	Class	Subclass	Translation Yes No
64-37029	02/07/89	Japan			X Ab

## OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

	C. Hayzelden et al., "In situ transmission electron microscopy studies of silicide-mediated crystallization of amorphous silicon", (3 pages).
mm	T. Hempel et al., "Needle-Like Crystallization of Ni Doped Amorphous Silicon Thin Films", Solid State Communications, Vol. 85, No. 11, 1993, pp. 921-924.
mm	R. Kakkad et al., "Low Temperature Selective Crystallization of Amorphous Silicon", Journal of Non-Crystalline Solids 115 (1989) 66-68.
mm	R. Kakkad et al., "Crystallized Si films by low-temperature rapid thermal annealing of amorphous silicon", J. Appl. Phys. 65(5), 1 March 1989, 2069-2072.

Examiner

Date Considered

9/17/98

\*EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

PTO-1449  
8-83)U.S. Department of Commerce  
Patent and Trademark OfficeAtty.Docket No.  
0756-1576Serial No.  
08/721,526

## INFORMATION DISCLOSURE STATEMENT

(Use several sheets if necessary)

Applicant  
Shunpei YAMAZAKI et al.Filing Date  
September 26, 1996Group  
1104

## U.S. PATENT DOCUMENTS

Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date (if appropriate)
ML	3,783,049	01/01/74	Sandera			
ML	4,727,044	02/23/88	Yamazaki			
ML	5,010,037	04/23/91	Lin et al.			
ML	5,075,259	12/24/91	Moran			
ML	5,298,075	03/29/94	Lagendijk et al.			
ML	5,403,772	04/04/95	Zhang et al.			
ML	5,422,311	06/06/95	Woo			
ML	5,426,064	06/20/95	Zhang et al.			
ML	5,481,121	01/02/96	Zhang et al.			
ML	5,488,000	01/30/96	Zhang et al.			
ML	5,492,843	02/20/96	Adachi et al.			

## FOREIGN PATENT DOCUMENTS

Document Number	Date	Country	Class	Subclass	Translation Yes No
58-190020	11/05/83	Japan			X Ab
05-58789	03/09/93	Japan			X Ab
62-33417	02/13/87	Japan			X Ab
55-153339	11/29/80	Japan			X Ab
4-284675	10/09/92	Japan			X Ab


## OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

ML	S. Caune et al., "Combined CW Laser and Furnace Annealing of Amorphous Si and Ge in Contact with Some Metals", Applied Surface Science 36 (1989) 597-604.
ML	A. V. Dyvuchenskii et al., "Transport Phenomena in Amorphous Silicon Doped by Ion Implantation of 3d Metals", Phys. Stat. Sol (a) 95, (1986) 635-640.
ML	F. Fortuna et al., "In situ study of ion beam induced Si crystallization from a silicide interface", Applied Surface Science 73 (1993) 264-267.
ML	S.F. Gong et al. "Thermodynamic Investigations of Solid-state Si-metal Interactions.II. General Analysis of Si-metal Binary Systems" J. Appl. Phys. 68(9), 1 November 1990, 4542-4549.
Examiner	Date Considered 9/17/98

\*EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.





Form PTO-1449  
(Rev. 8-83)U.S. Department of Commerce  
Patent and Trademark OfficeAtty.Docket No.  
0756-1576Serial No.  
08/721,526Applicant  
Shunpei YAMAZAKI et al.Filing Date  
September 26, 1996Group  
1104

## INFORMATION DISCLOSURE STATEMENT

(Use several sheets if necessary)

## U.S. PATENT DOCUMENTS

Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date (if appropriate)
<i>mm</i>	4,851,370	07/25/89	Doklan et al.	437	225	
<i>m</i>	5,476,802	12/19/95	Yamazaki et al.	437	21	

## FOREIGN PATENT DOCUMENTS

Document Number	Date	Country	Class	Subclass	Translation Yes No
<i>mm</i> 5-55246	08/26/91	JAPAN			ABS

## OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)


<i>mm</i>	C. Hayzelden et al. "In situ transmission electron microscopy studies of silicide-mediated crystallization of amorphous silicon", (3 pages).

Examiner

Date Considered

8/4/99

\*EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.



Sheet 1 of 1

Form PTO-1449  
(Rev. 8-83)U.S. Department of Commerce  
Patent and Trademark OfficeAtty.Docket No.  
0756-1576Serial No.  
08/721,526

## INFORMATION DISCLOSURE STATEMENT

(Use several sheets if necessary)

Applicant  
Shunpei YAMAZAKI et al.Filing Date  
September 26, 1996Group  
1104

## U.S. PATENT DOCUMENTS

Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date (if appropriate)
<i>m</i>	4,851,370	07/25/89	Doklan et al.	437	225	
<i>m</i>	5,476,802	12/19/95	Yamazaki et al.	437	21	

## FOREIGN PATENT DOCUMENTS

Document Number	Date	Country	Class	Subclass	Translation Yes No
5-55246	08/26/91	JAPAN			ABS

## OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

<i>m</i>	C. Hayzelden et al. "In situ transmission electron microscopy studies of silicide-mediated crystallization of amorphous silicon", (3 pages).

Examiner

Date Considered

8/4/99

\*EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

**Attorney Docket No. 0756-1576**

**S rial No. 08/721,526**

INFORMATION DISCLOSURE STATEMENT

(Use several sheets if necessary)

**Applicant:** Shunpei YAMAZAKI et al.

**Filing Date:** Sept. 26, 1996

Gr up: 1104

U.S. PATENT DOCUMENTS

[illegible]

FOREIGN PATENT DOCUMENTS	
1	
2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	
16	
17	
18	
19	
20	
21	
22	
23	
24	
25	
26	
27	
28	
29	
30	
31	
32	
33	
34	
35	
36	
37	
38	
39	
40	
41	
42	
43	
44	
45	
46	
47	
48	
49	
50	
51	
52	
53	
54	
55	
56	
57	
58	
59	
60	
61	
62	
63	
64	
65	
66	
67	
68	
69	
70	
71	
72	
73	
74	
75	
76	
77	
78	
79	
80	
81	
82	
83	
84	
85	
86	
87	
88	
89	
90	
91	
92	
93	
94	
95	
96	
97	
98	
99	
100	

FOREIGN PATENT DOCUMENTS						
Document Number	Date	Country	Class	Subclass	Translation	
					Yes	No

RECEIVED  
 JAN 25  
 1968

OTHER DOCUMENTS

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)		2002	2800	VED

 $\text{imin } r$ 

Date Considered 3/24/88

AMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication

RECEIVED  
JAN 25 2002  
TECHNICAL CENTER 2800



# **Notice of References Cited**

Application No.  
**08/721,526**

Applicant(s)  
**Yamazaki et al.**

Examiner  
**Leon Radomsky**

Group Art Unit  
**1104**

Page 1 of 1

## **U.S. PATENT DOCUMENTS**

	DOCUMENT NO.	DATE	NAME	CLASS	SUBCLASS
A					
B					
C					
D					
E					
F					
G					
H					
I					
J					
K					
L					
M					

## **FOREIGN PATENT DOCUMENTS**

	DOCUMENT NO.	DATE	COUNTRY	NAME	CLASS	SUBCLASS
N						
O						
P						
Q						
R						
S						
T						

## **NON-PATENT DOCUMENTS**

DOCUMENT (Including Author, Title, Source, and Pertinent Pages)

U	S. Wolf, "Silicon Processing for the VLSI Era" Vol. 3, Pages 658-60,671-72	
V		
W		
X		

TECHNOLOGY CENTER 2800

JAN 25 2002

RECEIVED

DATE  
995

**Notice of References Cited**Application No.  
08/721,526

Applicant(s)

Yamazaki et al.

Examiner

Leon Radomsky

Group Art Unit

1104

Page 1 of 1

**U.S. PATENT DOCUMENTS**

	DOCUMENT NO.	DATE	NAME	CLASS	SUBCLASS
A	5,147,826	9-15-92	Liu et al.	437	233
B	5,275,851	1-4-94	Fonash et al.	437	233
C	4,810,673	3-7-89	Freeman	437	239
D	5,225,355	7-6-93	Sugino et al.	437	10
E	5,300,187	4-5-94	Lesk et al.	437	13
F	5,244,819	9-14-93	Yue	437	11
G	4,231,809	11-4-80	Schmidt	---	---
H	RE 28,386	4-8-75	Heiman et al.	---	---
I	RE 28,385	4-8-75	Mayer	---	---
J					
K					
L					
M					

**FOREIGN PATENT DOCUMENTS**

	DOCUMENT NO.	DATE	COUNTRY	NAME	CLASS	SUBCLASS
N	3-203329	9-91	Japan	Utaka	---	---
O						
P						
Q						
R						
S						
T						

**NON-PATENT DOCUMENTS**

DOCUMENT (Including Author, Title, Source, and Pertinent Pages)

	DOCUMENT (Including Author, Title, Source, and Pertinent Pages)	DATE
U	Translation of JP 2-140915	5-1990
V	P.H. Robinson et al., J. Electrochem. Soc. 118(1)(1971)141 "Use of HCl gettering in silicon..."	1-1971
W	J.M. Green et al., IBM Tech. Discl. bulletin 16(5)(1973)1612 "Method to purify semiconductor wafers"	10-1973
X		

<b>Notice of References Cited</b>				Application No. <b>08/111,522</b>		Applicant(s) <b>Yamazaki et al.</b>	
				Examiner <b>Leon Radomsky</b>		Group Art Unit <b>1104</b>	
<b>U.S. PATENT DOCUMENTS</b>							
		DOCUMENT NO.	DATE	NAME	CLASS	SUBCLASS	
	A						
	B						
	C						
	D						
	E						
	F						
	G						
	H						
	I						
	J						
	K						
	L						
	M						
<b>FOREIGN PATENT DOCUMENTS</b>							
		DOCUMENT NO.	DATE	COUNTRY	NAME	CLASS	SUBCLASS
	N	61-63020	4-1-88	Japan	Horioka, et al.		
	O	2-140915	5-30-90	Japan	Oka		
	P						
	Q						
	R						
	S						
	T						
<b>NON-PATENT DOCUMENTS</b>							
		DOCUMENT (Including Author, Title, Source, and Pertinent Pages)					DATE
	U	S.K. Gandhi, "VLSI Fabrication Principles" P.389-92					1-1982
	V						
	W						
	X						

RECEIVED  
JAN 25 2002  
TECHNOLOGY CENTER 2800

FORM PTO-892 (REV. 2-92)		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE		SERIAL NO. 08 111 522		GROUP UNIT 1104		ATTACHMENT TO PAPER NUMBER 14	
NOTICE OF REFERENCES CITED				APPLICANT(S) YAMAZAKI et al.					
U.S. PATENT DOCUMENTS									
		DOCUMENT NO.		DATE	NAME	CLASS	SUB-CLASS	FILING DATE IF APPROPRIATE	
A		5264383		11/23/93	YOUNG	437	40 TTT	6/23/92	
B									
C									
D									
E									
F									
G									
H									
I									
J									
K									
FOREIGN PATENT DOCUMENTS									
		DOCUMENT NO.		DATE	COUNTRY	NAME	CLASS	SUB-CLASS	PERTINENT SHTS. DWG. SPEC.
L		2-295111		12/6/90	JAPAN	KOBAYASHI	117	904	
M		64-25515		11/27/89	JAPAN	Koide et al.	—	—	
N									
O									
P									
Q									
OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, Etc.)									
R		TRANSLATIONS OF JP 4-102375, 2-48831 AND 1-187814 CITED PREVIOUSLY.							
S		K.B. KADYRAKUNOV, et al., PHYS. STAT. SOL., A70, (1982) K15 "... PULSED ANNEALING OF Si-SiO <sub>2</sub> STRUCTURES"							
T		D.L. CROSTWAIT, et al., MRS PROC., FALL 1980, LASER AND ELECTRON-BEAM SOLID INTERACTIONS, P. 399.							
U		T.I. KAMINS et al., SOLID ST. ELECTRON. 23(1980) 1037 "... LASER ANNEALED INSULATORS ON SILICON"							
EXAMINER L RADOMSKY				DATE 7/24/95					
* A copy of this reference is not being furnished with this office action. (See Manual of Patent Examining Procedure, section 707.05 (a).)									

FORM PTO-892 (REV. 2-82)	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	SERIAL NO. 02/111522	GROUP/UNIT 1104	ATTACHMENT TO PAPER NUMBER 11
NOTICE OF REFERENCES CITED		APPLICANT(S) YAMAZAKI et al		

U.S. PATENT DOCUMENTS												
		DOCUMENT NO.						DATE	NAME	CLASS	SUB-CLASS	FILING DATE IF APPROPRIATE
A	5	3	1	4	7	2	4	5/24/94	TSUKUNE et Al	—	—	8/27/92
B	4	8	9	4	3	5	2	1/16/90	LANE et Al	—	—	
C	5	3	3	0	6	1	4	7/19/94	AHN	437	915	7/22/92
D	5	1	2	4	0	1	4	6/23/92	FGO et Al	437	738	
E	5	3	0	2	8	5	5	1/12/94	MATSUMOTO et Al	—	—	9/10/91
F	4	5	8	5	4	9	2	4/29/86	Weinberg et Al	MP	DJ 4	
G	5	3	1	7	2	3	6	5/31/94	FAUSACKY et Al	437	173	12/31/91
H	4	2	6	3	5	0	3	10/16/90	ADK. et Al	437	907	
I	5	3	1	3	0	7	6	5/17/94	YAMAZAKI. et Al	—	—	3/17/92
J	5	3	5	2	2	9	1	10/4/94	ZHANG, et Al	437	173	5/22/92
K	4	8	8	5	7	5	8	12/5/89	ISHIMAYA et Al	437	10	

FOREIGN PATENT DOCUMENTS													
*		DOCUMENT NO.					DATE	COUNTRY	NAME	CLASS	SUB-CLASS	PERTINENT SHTS. DWG	PP. SPEC.
	L	04	-	10	23	75	4/3/22	JAPAN	MORI	—	—		
	M	02	-	14	88	31	6/7/90	JAPAN	KOLKE	437	908		
	N	02	-	18	99	54	7/25/90	JAPAN	ISHII	—	—		
	O	03	-	13	31	31	6/6/91	JAPAN	DAIHISA	—	—		
	P	01	-	18	78	14	7/27/89	JAPAN	ADAMA	148	DJ 20		
	Q	59	-	20	14	22	11/15/84	JAPAN	MUKAI	148	DJ 20		

OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, Etc.)			
R	S. Wolfe and R.N. Tauber, "Silicon Processing for the VLSI Era", Lattice Press 1986, P. 182-5, 194-5		
S	M. Molina, et al, APPL PHYS Lett, 49(12) 1986, P. 699, "F-enhanced photo oxidation of Si..."		
T	KUGANAYA, K, et al, JAPANESE J. APPL PHY. 22(1) 1982, P. 619-621, "CW laser annealing of..."		
U	JAPANESE J. APPL PHYS. 33(1B) 1994, P. 902-12 "Low dielectric constant interlayer", Abstract only		
EXAMINER		DATE	
Leon Radovsky		11/8/94	
		10=2	

\* A copy of this reference is not being furnished with this office action.  
(See Manual of Patent Examining Procedure, section 707.05 (a).)